
- 4.5-V to 5.5-V V_{CC} Operation
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 20 ns at 5 V
- 3-State Outputs Directly Drive Bus Lines
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
- Designed for the IEEE 1284-I (Level-1 Type) and IEEE 1284-II (Level-2 Type) Electrical Specifications

description/ordering information


The 'ACT1284 devices are designed for asynchronous two-way communication between data buses. The control function minimizes external timing requirements.

The devices allow data transmission in either the A-to-B or the B-to-A direction for bits 1, 2, 3, and 4, depending on the logic level at the direction-control (DIR) input. Bits 5, 6, and 7, however, always transmit in the A-to-B direction.

SN54ACT1284 . . . J OR W PACKAGE SN74ACT1284 . . . DB, DW, NS, OR PW PACKAGE (TOP VIEW)



SN54ACT1284 . . . FK PACKAGE (TOP VIEW)



The output drive for each mode is determined by the high-drive (HD) control pin. When HD is high, the high drive is delivered by the totem-pole configuration, and when HD is low, the outputs are open drain. This meets the drive requirements as specified in the IEEE 1284-I (level-1 type) and the IEEE 1284-II (level-2 type) parallel peripheral-interface specification.

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	0010 PW	Tube	SN74ACT1284DW	AOT4004	
	SOIC – DW	Tape and reel	SN74ACT1284DWR	ACT1284	
000 to 7000	SOP - NS	Tape and reel	SN74ACT1284NSR	ACT1284	
0°C to 70°C	SSOP – DB	Tape and reel	SN74ACT1284DBR	AU284	
	TSSOP – PW	Tube	SN74ACT1284PW	ALIO04	
		Tape and reel	SN74ACT1284PWR	AU284	
	CDIP – J	Tube	SNJ54ACT1284J	SNJ54ACT1284J	
–55°C to 125°C	CFP – W	Tube	SNJ54ACT1284W	SNJ54ACT1284W	
	LCCC - FK	Tube	SNJ54ACT1284FK	SNJ54ACT1284FK	

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



FUNCTION TABLE

INPUTS		CUITDUIT	Mone				
DIR	HD	OUTPUT	MODE				
		Open drain	A to B: Bits 5, 6, 7				
L L	L L Totem pole		B to A: Bits 1, 2, 3, 4				
L	Н	Totem pole	B to A: Bits 1, 2, 3, 4 and A to B: Bits 5, 6, 7				
Н	L	Open drain	A to B: Bits 1, 2, 3, 4, 5, 6, 7				
Н	Н	Totem pole	A to B: Bits 1, 2, 3, 4, 5, 6, 7				

logic diagram (positive logic)





SCAS459D - NOVEMBER 1994 - REVISED OCTOBER 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 7 V
B-port input and output voltage range, V _I and V _O (see Notes 1 are	
A-port input and output voltage range, V _I and V _O (see Note 1) .	\cdots -0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V _{CC} or GND	±200 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	70°C/W
DW package	58°C/W
NS package	60°C/W
PW package	83°C/W
Storage temperature range, T _{sto}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. The ac input voltage pulse duration is limited to 20 ns if the input voltage goes more negative than -0.5 V.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

			SN54ACT1284		SN74ACT1284		
			MIN	MAX	MIN	MAX	UNIT
VCC	V _{CC} Supply voltage			5.5	4.7	5.5	V
VIH	VIH High-level input voltage				2		V
V_{IL}	V _{IL} Low-level input voltage			0.8		0.8	V
VI	Input voltage			Усс	0	VCC	V
VO	Open-drain output voltage	HD low	0,4	5.5	0	5.5	V
	High level entent engage	B port, HD high	Ć)	-14		-14	mA
Іон	High-level output current	A port	2	-4		-4	
	Law L	B port	27	14		14	4
lOL	Low-level output current A port			4		4	mA
TA	Operating free-air temperature		-55	125	0	70	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SN54ACT1284, SN74ACT1284 7-BIT BUS INTERFACES WITH 3-STATE OUTPUTS

SCAS459D - NOVEMBER 1994 - REVISED OCTOBER 2003

electrical characteristics over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER		TEST CONDITIONS	v _{cc} †	SN54ACT1284		SN74ACT1284					
				MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
V.	Input	out V (II :	5 V	0.4			0.4			V	
V _{hys}	hysteresis	V _{IT+} – V _{IT} for all inputs	4.7 V	0.2			0.2			V	
	B port	$I_{OH} = -14 \text{ mA}$	4.7 V	2.4			2.4				
Vон	VOH A port	I _{OH} = -50 μA	MIN to MAX	V _{CC} -0.2			V _{CC} -0.2			V	
		$I_{OH} = -4 \text{ mA}$	4.7 V	3.7	Ŋ		3.7				
	B port	I _{OL} =14 mA	4.7 V		Ä	0.4			0.4		
VOL	A	$I_{OL} = 50 \mu A$	4.7 V		Q.	0.2			0.2	V	
	A port	I _{OL} = 4 mA			5	0.4			0.4		
П		$V_I = V_{CC}$ or GND	5.5 V	,/ _Q	5	±1			±1	μΑ	
loz	A or B ports‡	$V_O = V_{CC}$ or GND	5.5 V	08		±20			±20	μΑ	
I _{off}	B port	V_I or $V_O \le 7 V$	0 V	Q		±100			±100	μΑ	
ICC		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			1.5			1.5	mA	
Ci	Control inputs	$V_I = V_{CC}$ or GND	5 V		4			4		pF	
Cio	A or B ports	$V_O = V_{CC}$ or GND	5 V		12			12		pF	
ZO	B port	$I_{OH} = -20 \text{ mA}, \qquad I_{OH} = -50 \text{ mA}$	5 V	8		30	8		30	Ω	


[†]For I/O ports, the parameter IOZ includes the input leakage current I_I.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER		FROM	ТО	SN54ACT1284		SN74AC		
		(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNIT
tPLH	Tatam nala	A on D	D on A	1	20	1	20	ns
tPHL	Totem pole	A or B	B or A	1	20	1	20	
SR	Totem pole	B output			0.4	0.05	0.4	V/ns
t _{pd} (EN)	Totem pole	115	D	3	20	1	20	
t _{pd} (DIS)		HD	В	0 1	20	1	20	ns
t _r , t _f	Open drain	A	В	Q	120	·	120	ns

[‡] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. CL includes probe and jig capacitance.

- B. The outputs are measured one at a time with one transition per measurement.
- C. Input rise and fall times are 3 ns, 150 ns < pulse duration <10 µs for both low-to-high and high-to-low transitions.
- D. Slew rate is defined as 10% and 90% of the transition times.
- E. Rise and fall times, open drain, are <120 ns.
- F. Input rise and fall times are 3 ns.

Figure 1. Load Circuits and Voltage Waveforms



DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

e
d
trol
work
d trol wo

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated